Skip to content
View parimalp's full-sized avatar
20 followers · 0 following

Achievements

Achievement: StarstruckAchievement: QuickdrawAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor

Achievements

Achievement: StarstruckAchievement: QuickdrawAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor

Block or report parimalp

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Advanced-Embedded-System-Design-Flow-on-Zynq Advanced-Embedded-System-Design-Flow-on-Zynq Public

    Verilog 18 37

  2. System-Design-on-Zynq-using-SDSoC System-Design-on-Zynq-using-SDSoC Public

    HTML 9 12

  3. pynq_z2 pynq_z2 Public

    PYNQ_Z2 related repository

    Tcl 4 2

  4. compute_acceleration_using_Vitis compute_acceleration_using_Vitis Public

    4

  5. digitallogic digitallogic Public

    Digital logic design using XUP developed IPs

    Tcl 3

  6. High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS Public

    Forked from louisliuwei/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS

    This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.

    VHDL 3 1