Skip to content
Change the repository type filter

All

    Repositories list

    • croc

      Public
      A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
      SystemVerilog
      9019997Updated Jan 23, 2026Jan 23, 2026
    • spatz

      Public
      Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
      C
      37135513Updated Jan 23, 2026Jan 23, 2026
    • bender

      Public
      A dependency management tool for hardware projects.
      Rust
      56343256Updated Jan 23, 2026Jan 23, 2026
    • MAGIA

      Public
      Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.
      C
      51811Updated Jan 23, 2026Jan 23, 2026
    • AraXL

      Public
      C
      1301Updated Jan 23, 2026Jan 23, 2026
    • FlooNoC

      Public
      A Fast, Low-Overhead On-chip Network
      SystemVerilog
      53264235Updated Jan 22, 2026Jan 22, 2026
    • apb

      Public
      APB Logic
      SystemVerilog
      192223Updated Jan 22, 2026Jan 22, 2026
    • astral

      Public
      A space computing platform built around Cheshire, with a configurable number of safety, security, reliability and predictability features with a ready-to-use FPGA flow on multiple boards.
      SystemVerilog
      281112Updated Jan 22, 2026Jan 22, 2026
    • cheshire

      Public
      A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
      Verilog
      943151723Updated Jan 21, 2026Jan 21, 2026
    • cva6

      Public
      This is the fork of CVA6 intended for PULP development.
      Assembly
      8782117Updated Jan 21, 2026Jan 21, 2026
    • C
      2201Updated Jan 21, 2026Jan 21, 2026
    • axi_rt

      Public
      SystemVerilog
      5490Updated Jan 21, 2026Jan 21, 2026
    • datamover

      Public
      SystemVerilog
      1111Updated Jan 19, 2026Jan 19, 2026
    • IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
      SystemVerilog
      242135Updated Jan 17, 2026Jan 17, 2026
    • hci

      Public
      Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
      SystemVerilog
      191455Updated Jan 17, 2026Jan 17, 2026
    • SystemVerilog
      2300Updated Jan 16, 2026Jan 16, 2026
    • clint

      Public
      RISC-V Core Local Interrupt Controller (CLINT)
      SystemVerilog
      72901Updated Jan 16, 2026Jan 16, 2026
    • C
      9455Updated Jan 16, 2026Jan 16, 2026
    • C
      3512Updated Jan 16, 2026Jan 16, 2026
    • cva6-sdk

      Public
      CVA6 SDK containing RISC-V tools and Buildroot
      Makefile
      88303Updated Jan 16, 2026Jan 16, 2026
    • Python
      1000Updated Jan 15, 2026Jan 15, 2026
    • An energy-efficient RISC-V floating-point compute cluster.
      C
      94121161Updated Jan 15, 2026Jan 15, 2026
    • pulp-nnx

      Public
      C
      4801Updated Jan 15, 2026Jan 15, 2026
    • magia-sdk

      Public
      C
      6401Updated Jan 14, 2026Jan 14, 2026
    • DeepQuant

      Public
      A Python library for true quantization of neural networks
      Python
      4814Updated Jan 13, 2026Jan 13, 2026
    • picobello

      Public
      whatever it means
      C
      91572Updated Jan 12, 2026Jan 12, 2026
    • mempool

      Public
      A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.
      C
      5731234Updated Jan 12, 2026Jan 12, 2026
    • neureka

      Public
      2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
      SystemVerilog
      72858Updated Jan 12, 2026Jan 12, 2026
    • obi

      Public
      OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
      SystemVerilog
      121927Updated Jan 9, 2026Jan 9, 2026
    • scm

      Public
      SystemVerilog
      7501Updated Jan 8, 2026Jan 8, 2026