Skip to content
General

Mark bit ranges of swizzles with comments in generated SystemVerilog #1211

Sign in to view logs

Mark bit ranges of swizzles with comments in generated SystemVerilog

Mark bit ranges of swizzles with comments in generated SystemVerilog #1211

Triggered via pull request November 5, 2025 20:32
@mkorbel1mkorbel1
synchronize #627
mkorbel1:mark_swiz_bit_ranges
Status Success
Total duration 18m 46s
Artifacts –

general.yml

on: pull_request
Run Checks
18m 43s
Run Checks
Build Devtools
2m 17s
Build Devtools
Deploy Documentation
0s
Deploy Documentation
Fit to window
Zoom out
Zoom in