Skip to content

Add 32 bits RISC-V support #89

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
wants to merge 2 commits into
base: master
Choose a base branch
from
Open

Add 32 bits RISC-V support #89

wants to merge 2 commits into from

Conversation

occheung
Copy link

Summary

This patch is to add riscv32 target support to libfringe.

Changes

arch/riscv32.rs: Implemented a riscv32 port similar to other supported targets.
mod.rs: Point imp to riscv32.rs when using riscv32 target.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@occheung