Skip to content

Commit 8e667e2

Browse files
committed
Add documentation for VHDL library directory
1 parent 1953a42 commit 8e667e2

File tree

1 file changed

+5
-0
lines changed

1 file changed

+5
-0
lines changed

frontends/verific/verific.cc

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3168,6 +3168,11 @@ struct VerificPass : public Pass {
31683168
log("Add module to list of modules to ignore during parsing.\n");
31693169
log("\n");
31703170
log("\n");
3171+
log(" import -set_vhdl_default_library_path <path>\n");
3172+
log("\n");
3173+
log("VHDL default library path.\n");
3174+
log("\n");
3175+
log("\n");
31713176
#endif
31723177
log(" import -set-error <msg_id>..\n");
31733178
log(" import -set-warning <msg_id>..\n");

0 commit comments

Comments
 (0)